

# Cyclone III Edition


## Revision History

Rev	Date	Description
A	05 JULY 2007	1) Initial production release.

## Schematic Page Description

Page	Description
01	Cover Sheet
02	Altera FPGA1 - Banks 1 & 2
03	Altera FPGA2 - Banks 3 & 4
04	Altera FPGA3 - Banks 5 & 6
05	Altera FPGA4 - Banks 7 & 8
06	Altera FPGA5 - Power & JTAG
07	Clocks
08	Memory
09	Microcontroller
10	ADC Circuit
11	USB Blaster
12	USB Power / Battery Charger
13	Power
14	Audio / Display / IO
15	Miscellaneous

## LPRP - Low Power Reference Board




**Clarity**  
Design, Inc.  
Clarity Design, Inc.  
13029 Danielson Street  
Suite 100  
Poway, CA 92064

### Low Power Reference Platform Cover Sheet

Size	CAGE Code	Drawing Number	Rev
B		707-0005	A
Date	July 5, 2007		Sheet 1 of 15

# Altera FPGA: Banks 1 & 2




**Clarity Design, Inc.**  
 13029 Danielson Street  
 Suite 100  
 Poway, CA 92064

**Low Power Reference Platform**  
 Altera FPGA - Banks 1 & 2

Size	CAGE Code	Drawing Number	Rev
B		707-0005	A
Date	July 5, 2007		Sheet 2 of 15

# Altera FPGA: Banks 3 & 4




**Clarity Design, Inc.**  
 13029 Danielson Street  
 Suite 100  
 Poway, CA 92064

## Low Power Reference Platform

Altera FPGA - Banks 3 & 4

Size	CAGE Code	Drawing Number	Rev
B		707-0005	A
Date	July 5, 2007		Sheet 3 of 15

# Altera FPGA - Banks 5 & 6




**Clarity Design, Inc.**  
 13029 Danielson Street  
 Suite 100  
 Poway, CA 92064

**Low Power Reference Platform**  
 Altera FPGA - Banks 5 & 6

Size	CAGE Code	Drawing Number	Rev
B		707-0005	A

Date: July 5, 2007      Sheet 4 of 15

# Altera FPGA - Banks 7 & 8







**Clarity Design, Inc.**  
 13029 Danielson Street  
 Suite 100  
 Poway, CA 92064

## Low Power Reference Platform





Altera FPGA - Banks 7 & 8

Size	CAGE Code	Drawing Number	Rev
B		707-0005	A
Date	July 5, 2007		Sheet 5 of 15

### PLL Digital Supply



### PLL Analog Supply




Note: Place filter components close to power pins


Note: Configuration defined as Intel Active Parallel, x16, Fast POR, 1.8V Configuration Voltage Standard

Note: In Quartus define these dual purpose pins (used for AP configuration during config mode) as regular I/O pins. They can then be driven by the SOPC design during user mode.


### FPGA Power



### FPGA Configuration



### FPGA JTAG




**Clarity Design, Inc.**  
 13029 Danielson Street  
 Suite 100  
 Poway, CA 92064

### Low Power Reference Platform


Altera FPGA - Power & JTAG

Size	CAGE Code	Drawing Number	Rev
B		707-0005	A
Date	July 5, 2007		Sheet 6 of 15

### FPGA CLOCK



### CPLD CLOCK





**Clarity**  
 Design, Inc.  
 Clarity Design, Inc.  
 13029 Danielson Street  
 Suite 100  
 Poway, CA 92064







#### Low Power Reference Platform CLOCKS

Size	CAGE Code	Drawing Number	Rev
B		707-0005	A

Date July 5, 2007 Sheet 7 of 15



### Secure Digital Card




Clarity Design, Inc.  
13029 Danielson Street  
Suite 100  
Poway, CA 92064

### Low Power Reference Platform MEMORY

Size	CAGE Code	Drawing Number	Rev
B		707-0005	A
Date	July 5, 2007		Sheet 8 of 15



# MICROCONTROLLER



Download Header




**Clarity**  
Design, Inc.  
Clarity Design, Inc.  
13029 Danielson Street  
Suite 100  
Poway, CA 92064


**Low Power Reference Platform  
MICROCONTROLLER**

Size	CAGE Code	Drawing Number	Rev
B		707-0005	A
Date	July 5, 2007		Sheet 9 of 15

# Current Sense Amplifiers







# ADC Converter



**Clarity** Design, Inc.  
 Clarity Design, Inc.  
 13029 Danielson Street  
 Suite 100  
 Poway, CA 92064


## Low Power Reference Platform ADC CIRCUIT

Size	CAGE Code	Drawing Number	Rev
B		707-0005	A
Date	July 5, 2007		Sheet 10 of 15



**Low Power Reference Platform**  
**USB BLASTER**

Size	CAGE Code	Drawing Number	Rev
B		707-0005	A
Date	July 5, 2007		Sheet 11 of 15




**Clarity Design, Inc.**  
 13029 Danielson Street  
 Suite 100  
 Poway, CA 92064

**Low Power Reference Platform**  
**USB POWER / BATTERY CHARGER**


Size	CAGE Code	Drawing Number	Rev
B		707-0005	A

Date July 5, 2007 Sheet 12 of 15


### FPGA, Flash Power




### Flash, Audio, Display Power




### FPGA PLL Power



### Display Power Supply



### CellularRAM Power



**Clarity**  
Design, Inc.


Clarity Design, Inc.  
13029 Danielson Street  
Suite 100  
Poway, CA 92064

### Low Power Reference Platform POWER

Size	CAGE Code	Drawing Number	Rev
B		707-0005	A
Date	July 5, 2007		Sheet 13 of 15


## OSRAM OLED Display Connector

Note: Pin numbers for Connector are opposite to OSRAM OLED Data sheet. Check physical net connection for proper connectivity.




Note: J7 is top contact connector


## Headphone Driver




## DEVELOPMENT HEADER




## Buttons



## Touch Sense Buttons



## LED's












**Clarity Design, Inc.**  
13029 Danielson Street  
Suite 100  
Poway, CA 92064


### Low Power Reference Platform Audio, Display, LED, I/O

Size	CAGE Code	Drawing Number	Rev
B		707-0005	A
Date	July 5, 2007		Sheet 14 of 15


### FPGA




### Max II




### CellularRAM






### SD Card









### OSRAM




### OLED Display



### OSRAM DISPLAY



### GND TEST POINTS



### TESTPOINTS

TP1	NSTATUS
TP2	NCONFIG
TP3	CONF_DONE
TP4	CLK_48_MHZ
TP5	CLK_24_MHZ
TP6	USB_RD
TP7	USB_WR
TP8	USB_TX
TP9	USB_RX
TP10	3V3OUT
TP11	5V_USB
TP12	5V_WALL
TP13	RESET_N
TP14	PWREN_N
TP15	LBO_N
TP16	VCC_BATTERY
TP17	VCCBAT
TP18	VCC_1_8SR
TP19	VCC1_8S
TP20	ENABLE1
TP21	VCC3S-DRAIN
TP22	VCC3S
TP23	VCC2_5PLLr
TP24	VCC2_5PLL
TP25	VCC12_OUT
TP26	VCC12
TP27	VCC_1_8R
TP28	VCC1_8
TP29	ENABLE0
TP30	GND
TP31	GND



**Clarity Design, Inc.**  
 13029 Danielson Street  
 Suite 100  
 Poway, CA 92064

### Low Power Reference Platform DECOUPLING & MISCELLANEOUS

Size	CAGE Code	Drawing Number	Rev
B		707-0005	A
Date	July 5, 2007		Sheet 15 of 15